

Chapter 4 Objectives

- Learn the components common to every modern computer system.
- Be able to explain how each component contributes to program execution.
- Understand a simple architecture invented to illuminate these basic concepts, and how it relates to some real architectures.
- Know how the program assembly process works.

2

4.1 Introduction

- Chapter 1 presented a general overview of computer systems.
- In Chapter 2, we discussed how data is stored and manipulated by various computer system components.
- Chapter 3 described the fundamental components of digital circuits.
- Having this background, we can now understand how computer components work, and how they fit together to create useful computer systems.

3

4.2 CPU Basics

- The computer's CPU fetches, decodes, and executes program instructions.
- The two principal parts of the CPU are the *datapath* and the *control unit*.
 - The datapath consists of an *arithmetic-logic* unit and storage units (*registers*) that are interconnected by a data bus that is also connected to main memory.
 - Various CPU components perform sequenced operations according to signals provided by its *control unit*.

4

4.2 CPU Basics


- Registers hold data that can be readily accessed by the CPU.
- They can be implemented using **D flip-flops**.
 - A 32-bit register requires 32 D flip-flops.
- The arithmetic-logic unit (ALU) carries out logical and arithmetic operations as directed by the control unit.
- The control unit determines which actions to carry out according to the values in a **program counter register** and a **status register**.

5

4.3 The Bus

- The CPU shares data with other system components by way of a data bus.
 - A bus is a set of wires that simultaneously convey a single bit along each line.
- Two types of buses are commonly found in computer systems: **point-to-point**, and **multipoint** buses.

This is a point-to-point bus configuration:



6


4.3 The Bus

- Buses consist of **data** lines, **address** lines, and **control** lines.
- While the data lines convey bits from one device to another, control lines determine the direction of data flow, and when each device can access the bus.
- Address lines determine the location of the source or destination of the data.

The next slide shows a model bus configuration.

7


4.3 The Bus



8

4.3 The Bus

- A multipoint (common pathway) bus is shown below.
- Because a multipoint bus is a **shared** resource, access to it is controlled through protocols, which are built into the hardware.




Protocol: set of usage rules 9

4.3 The Bus

- In a **master-slave** configuration, where more than one device can be the bus master, concurrent bus master requests must be **arbitrated**.
- Four categories of bus arbitration are:
 - **Daisy chain:** Permissions are passed from the highest-priority device to the lowest.
 - **Distributed using self-detection:** Devices decide which gets the bus among themselves.
 - **Centralized parallel:** Each device is directly connected to an arbitration circuit.
 - **Distributed using collision-detection:** Any device can try to use the bus. If its data collides with the data of another device, it tries again. Used in **ethernet**.

10


Bus Arbitration - Daisy Chain



- Any device can send a bus request
- The controller sends a grant along the daisy chain
- The highest priority device sets the bus busy, stops the grant signal, and becomes the bus master

11

Bus Arbitration – Centralized Parallel



- Independent bus request and grant lines
- The controller resolves the priorities and sends a grant to the highest priority device

12

4.4 Clocks

- Every computer contains at least one clock that **synchronizes** the activities of its components.
- A **fixed number of clock cycles** are required to carry out each data movement or computational operation.
- The clock frequency, measured in megahertz or gigahertz, determines the speed with which all operations are carried out.
- Clock cycle time is the reciprocal of clock frequency.
 - An 800 MHz clock has a cycle time of 1.25 ns.
- The clock cycle time must be at least as great as the maximum propagation delay.

13

4.4 Clocks

- Clock speed should not be confused with CPU performance.
- The CPU time required to run a program is given by the general performance equation:

$$\text{CPU Time} = \frac{\text{seconds}}{\text{program}} = \frac{\text{instructions}}{\text{program}} \times \frac{\text{avg. cycles}}{\text{instruction}} \times \frac{\text{seconds}}{\text{cycle}}$$

- We see that we can improve CPU throughput when we reduce the number of instructions in a program, reduce the number of cycles per instruction, or reduce the number of nanoseconds per clock cycle.

We will return to this important equation in later chapters.

14


4.5 The Input/Output Subsystem

- A computer communicates with the outside world through its input/output (I/O) subsystem.
- I/O devices connect to the CPU through various interfaces.
- I/O can be **memory-mapped**, where the I/O device behaves like main memory from the CPU's point of view.
- Or I/O can be **instruction-based**, where the CPU has a specialized I/O instruction set.

We study I/O in detail in chapter 7.

15


Memory-mapped I/O



- Device addresses are a part of memory address space
- Use same Load/Store instructions to access I/O addresses
- Multiplex memory and I/O addresses on the same bus, using control lines to distinguish between the two operations

16

Instruction-based I/O



- Requires a **set of I/O instructions**: Read/Write
- I/O address space is separated from memory address space
 - Memory connects to CPU through memory buses
 - address, data, and control/status buses
 - Devices communicate with CPU over I/O buses

17

4.6 Memory Organization

- Computer memory consists of a **linear array** of addressable storage cells that are similar to registers.
- Memory can be **byte-addressable**, or **word-addressable**, where a word typically consists of two or more bytes. Most current machines are byte-addressable.
- Memory is constructed of RAM chips, often referred to in terms of **length × width**.
- If the memory word size of the machine is 16 bits, then a 4M × 16 RAM chip gives us 4 million of 16-bit memory locations.

18

4.6 Memory Organization

- How does the computer access a memory location that corresponds to a particular address?
- We observe that 4M can be expressed as $2^2 \times 2^{20} = 2^{22}$ words.
- The memory locations for this memory are numbered 0 through $2^{22} - 1$.
- Thus, the memory bus of this system requires at least 22 address lines.
 - The address lines “count” from 0 to $2^{22} - 1$ in binary. Each line is either “on” or “off” indicating the location of the desired memory element.

19

4.6 Memory Organization

- Physical memory usually consists of more than one RAM chip.
- Access is more efficient when memory is organized into **banks** (modules) **of chips** with the addresses **interleaved** across the chips
- With **low-order** interleaving, the low order bits of the address specify which memory bank contains the address of interest.
- Accordingly, in **high-order** interleaving, the high order address bits specify the memory bank.

The next slide illustrates these two ideas.

20

4.6 Memory Organization


Module 0	Module 1	Module 2	Module 3	Module 4	Module 5	Module 6	Module 7
0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

Low-Order Interleaving

Module 0	Module 1	Module 2	Module 3	Module 4	Module 5	Module 6	Module 7
0	4	8	12	16	20	24	28
1	5	9	13	17	21	25	29
2	6	10	14	18	22	26	30
3	7	11	15	19	23	27	31

High-Order Interleaving

High-order Interleaving



- M banks and each bank contains N words
- Memory Address Register (MAR) contain $m + n$ bits
 - The most significant m bits of MAR are decoded to select one of the banks
 - Bank select (BS) signals = chip select (CS) signals
 - The rest significant n bits are used to select a word in the selected bank (the offset within that bank)



High-order Interleaving

Module 0	Module 1	Module 2	Module 3	Module 4	Module 5	Module 6	Module 7
0	4	8	12	16	20	24	28
1	5	9	13	17	21	25	29
2	6	10	14	18	22	26	30
3	7	11	15	19	23	27	31

- Advantages
 - Data and instructions are stored in different banks
 - The next instruction can be fetched from the instruction bank, while the data for the current instruction is being fetched from the data bank
 - If one bank fails, the other banks provide continuous memory space
- Disadvantages
 - Limits the instruction fetch to one instruction per memory cycle when executing the sequential program

Low-order Interleaving

- Spread the subsequent addresses to separate banks
 - Using the least significant m bits to select the bank



Low-order Interleaving


Module 0	Module 1	Module 2	Module 3	Module 4	Module 5	Module 6	Module 7
0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

- Advantages
 - Access the next word while the current word is being accesses (array elements can be accessed in parallel)
- Disadvantages
 - If one of the banks (Modules) fails, the complete memory fails

25

4.6 Memory Organization



- Example: Suppose we have a memory consisting of 16 2K x 8 bit chips.
 - Memory is $32K = 2^5 \times 2^{10} = 2^{15}$
 - 15 bits are needed for each address.
 - We need 4 bits to select the chip, and 11 bits for the offset into the chip that selects the byte.



26

4.6 Memory Organization

- In high-order interleaving the high-order 4 bits select the chip.
- In low-order interleaving the low-order 4 bits select the chip.



27

4.7 Interrupts

- The normal execution of a program is altered when an event of higher-priority occurs. The CPU is alerted to such an event through an **interrupt**.
- Interrupts can be triggered by I/O requests, arithmetic errors (such as division by zero), or when an invalid instruction is encountered. **These actions require a change in the normal flow of the program's execution.**
- Each interrupt is associated with a procedure that directs the actions of the CPU when an interrupt occurs.
 - **Nonmaskable** interrupts are high-priority interrupts that cannot be ignored.

28

4.8 MARIE

- We can now bring together many of the ideas that we have discussed to this point using a very simple model computer.
- Our model computer, the **Machine Architecture that is Really Intuitive and Easy**, MARIE, was designed for the singular purpose of illustrating basic computer system concepts.
- While this system is too simple to do anything useful in the real world, a deep understanding of its functions will enable you to comprehend system architectures that are much more complex.

29

4.8 MARIE

The MARIE architecture has the following characteristics:

- Binary, two's complement data representation.
- Stored program, fixed word length data and instructions.
- **4K words** of word (but not byte) addressable main memory.
- **16-bit** data words.
- **16-bit** instructions, **4** for the **opcode** and **12** for the **address**.
- A **16-bit** arithmetic logic unit (ALU).
- **Seven** registers for control and data movement.

30

4.8 MARIE

MARIE's seven registers are:

- **Accumulator, AC**, a 16-bit register that holds one operand of a two-operand instruction or a conditional operator (e.g., "less than").
- **Memory address register, MAR**, a 12-bit register that holds the memory address of an instruction or the operand of an instruction.
- **Memory buffer register, MBR**, a 16-bit register that holds the data after its retrieval from, or before its placement in memory.

31

4.8 MARIE


MARIE's seven registers are:

- **Program counter, PC**, a 12-bit register that holds the address of the next program instruction to be executed.
- **Instruction register, IR**, which holds an instruction immediately preceding its execution.
- **Input register, InREG**, an 8-bit register that holds data read from an input device.
- **Output register, OutREG**, an 8-bit register, that holds data that is ready for the output device.

32

4.8 MARIE

This is the MARIE architecture shown graphically.



33

4.8 MARIE

- The registers are interconnected, and connected with main memory through a **common data bus**.
- Each device on the bus is identified by a **unique number** that is set on the control lines whenever that device is required to carry out an operation.
- Separate connections are also provided between the accumulator and the memory buffer register, and the ALU and the accumulator and memory buffer register. This permits data transfer between these devices without use of the main data bus.

34


4.8 MARIE

This is the MARIE data path shown graphically.

Data and instructions are transferred using a common bus.

Some additional pathways speed up computation.

Data can be put on the common bus in the same clock cycle in which data can be put on these other pathways (allowing these events to take place in parallel).



35


4.8 MARIE

- A computer's **instruction set architecture (ISA)** specifies the format of its instructions and the primitive operations that the machine can perform.
- The ISA is **an interface between a computer's hardware and its software**.
- Some ISAs include hundreds of different instructions for processing data and controlling program execution.
- The MARIE ISA consists of only **nine instructions**.

36

4.8 MARIE

- This is the format of a MARIE instruction:




- The fundamental MARIE instructions are:

Instruction Number		Instruction	Meaning
Binary	Hex		
0001	1	Load X	Load contents of address X into AC.
0010	2	Store X	Store the contents of AC at address X.
0011	3	Add X	Add the contents of address X to AC.
0100	4	Subt X	Subtract the contents of address X from AC.
0101	5	Input	Input a value from the keyboard into AC.
0110	6	Output	Output the value in AC to the display.
0111	7	Halt	Terminate program.
1000	8	Skipcond	Skip next instruction on condition.
1001	9	Jump X	Load the value of X into PC.

37

4.8 MARIE

- This is a bit pattern for a **Load** instruction as it would appear in the IR:




- We see that the opcode is 1 and the address from which to load the data is 3.

38

4.8 MARIE

- This is a bit pattern for a **Skipcond** instruction as it would appear in the IR:



- We see that the opcode is 8 and bits 11 and 10 are 10, meaning that the next instruction will be skipped if the value in the AC is greater than zero.

What is the hexadecimal representation of this instruction?

39

4.8 MARIE

- Each of our instructions actually consists of a sequence of smaller instructions called *microoperations*.
- The exact sequence of microoperations that are carried out by an instruction can be specified using *register transfer language* (RTL).
- In the MARIE RTL, we use the notation $M[X]$ to indicate the actual data value stored in memory location X, and \leftarrow to indicate the transfer of bytes to a register or memory location.

40

4.8 MARIE

- The RTL for the **Load** instruction is:

```
MAR ← X
MBR ← M[MAR]
AC ← MBR
```

- Similarly, the RTL for the **Add** instruction is:

```
MAR ← X
MBR ← M[MAR]
AC ← AC + MBR
```

41

4.8 MARIE

- Recall that **skipcond** skips the next instruction according to the value of the AC.
- The RTL for this instruction is the most complex in our instruction set:

```
If IR[11 - 10] = 00 then
    If AC < 0 then PC ← PC + 1
else If IR[11 - 10] = 01 then
    If AC = 0 then PC ← PC + 1
else If IR[11 - 10] = 10 then
    If AC > 0 then PC ← PC + 1
```

42


4.9 Instruction Processing

- The **fetch-decode-execute cycle** is the series of steps that a computer carries out when it runs a program.
- We first have to **fetch** an instruction from memory, and place it into the IR.
- Once in the IR, it is **decoded** to determine what needs to be done next.
- If a memory value (**operand**) is involved in the operation, it is retrieved and placed into the MBR.
- With everything in place, the instruction is **executed**.

The next slide shows a flowchart of this process.

43

4.9 Instruction Processing



44


4.9 Instruction Processing

- All computers provide a way of interrupting the fetch-decode-execute cycle.
- **Interrupts** occur when:
 - A user break (e.g., Control+C) is issued
 - I/O is requested by the user or a program
 - A critical error occurs
- Interrupts can be caused by **hardware** or **software**.
 - Software interrupts are also called *traps*.

45

4.9 Instruction Processing


- Interrupt processing involves adding another step to the fetch-decode-execute cycle as shown below.



The next slide shows a flowchart of “Process the interrupt.”

46

4.9 Instruction Processing



47

4.9 Instruction Processing

- For general-purpose systems, it is common to **disable all interrupts during the time in which an interrupt is being processed**.
 - Typically, this is achieved by setting a bit in the flags register.
- Interrupts that are ignored in this case are called **maskable**.
- **Nonmaskable** interrupts are those interrupts that **must be processed in order to keep the system in a stable condition**.

48

4.9 Instruction Processing

- Interrupts are very useful in processing I/O.
- However, **interrupt-driven I/O is complicated**, and is beyond the scope of our present discussion.
 - We will look into this idea in greater detail in Chapter 7.
- MARIE, being the simplest of simple systems, uses a modified form of **programmed I/O**.
- All output is placed in an output register, OutREG, and the **CPU polls the input register**, InREG, until input is sensed, at which time the value is copied into the accumulator.

49

Programmed I/O

- I/O instructions are written in a computer program that are executed by the CPU
- **CPU will initiate the data transfer**
- The transfer is usually between a register in the CPU and the device.
 - The data is put into the register from memory or from the device.
- CPU must **wait for I/O** to complete before sending or receiving next data.
 - It must **constantly check status registers** to see if the device is ready for more data.

50

4.10 A Simple Program

- Consider the simple MARIE program given below. We show a set of mnemonic instructions stored at addresses 100 - 106 (hex):

Address	Instruction	Binary Contents of Memory Address	Hex Contents of Memory
100	Load 104	0001000100000100	1104
101	Add 105	0011000100000101	3105
102	Store 106	0100000100000110	4106
103	Halt	0111000000000000	7000
104	0023	000000000100011	0023
105	FFE9	111111111101001	FFE9
106	0000	0000000000000000	0000

51

4.10 A Simple Program

- Let's look at what happens inside the computer when our program runs.
- This is the **Load 104** instruction:

Step	RTN	PC	IR	MAR	MBR	AC
(initial values)		100	-----	-----	-----	-----
Fetch	MAR ← PC	100	-----	100	-----	-----
	IR ← M[MAR]	100	1104	100	-----	-----
	PC ← PC + 1	101	1104	100	-----	-----
Decode	MAR ← IR[11-0]	101	1104	104	-----	-----
	(Decode IR[15-12])	101	1104	104	-----	-----
Get operand	MBR ← M[MAR]	101	1104	104	0023	-----
Execute	AC ← MBR	101	1104	104	0023	0023

52

4.10 A Simple Program

- Our second instruction is **Add 105**:

Step	RTN	PC	IR	MAR	MBR	AC
(initial values)		101	1104	104	0023	0023
Fetch	MAR ← PC	101	1104	101	0023	0023
	IR ← M[MAR]	101	3105	101	0023	0023
	PC ← PC + 1	102	3105	101	0023	0023
Decode	MAR ← IR[11-0]	102	3105	105	0023	0023
	(Decode IR[15-12])	102	3105	105	0023	0023
Get operand	MBR ← M[MAR]	102	3105	105	FFE9	0023
Execute	AC ← AC + MBR	102	3105	105	FFE9	000C

53

4.11 A Discussion on Assemblers

- Mnemonic instructions, such as **Load 104**, are easy for humans to write and understand.
- They are impossible for computers to understand.
- **Assemblers** translate instructions that are comprehensible to humans into the machine language that is comprehensible to computers
 - We note the distinction between an assembler and a compiler: **In assembly language, there is a one-to-one correspondence between a mnemonic instruction and its machine code.** With compilers, this is not usually the case.

54

4.11 A Discussion on Assemblers

- Assemblers create an **object program file** from mnemonic **source code** in **two passes**.
- During the **first pass**, the assembler assembles as much of the program as it can, while it builds a **symbol table** that contains memory references for all symbols in the program.
- During the **second pass**, the instructions are completed using the values from the symbol table.

55

4.11 A Discussion on Assemblers

- Consider our example program (top).
 - Note that we have included two **directives** **HEX** and **DEC** that specify the radix of the constants.
- During the first pass, we have a symbol table and the partial instructions shown at the bottom.

Address	Instruction
100	Load X
101	Add Y
102	Store Z
103	Halt
104 X,	DEC 35
105 Y,	DEC -23
106 Z,	HEX 0000

X	104
Y	105
Z	106

1	X
3	Y
2	Z
7	000

56

4.11 A Discussion on Assemblers

- After the second pass, the assembly is complete.

1 1 0 4
3 1 0 5
2 1 0 6
7 0 0 0
0 0 2 3
F F E 9
0 0 0 0

X	104
Y	105
Z	106

Address	Instruction
100	Load X
101	Add Y
102	Store Z
103	Halt
104 X,	DEC 35
105 Y,	DEC -23
106 Z,	HEX 0000

57

4.12 Extending Our Instruction Set

- So far, all of the MARIE instructions that we have discussed use a *direct addressing mode*.
 - This means that the address of the operand is *explicitly stated in the instruction*.
- It is often useful to employ a *indirect addressing*, where *the address of the address* of the operand is given in the instruction.
 - If you have ever used *pointers* in a program, you are already familiar with indirect addressing.

58

4.12 Extending Our Instruction Set

- We have included three indirect addressing mode instructions in the MARIE instruction set.
- The first two are **LOADI X** and **STOREI X** where **X** specifies the address of the operand to be loaded or stored.
- In RTL :

```
MAR ← X
MBR ← M[MAR]
MAR ← MBR
MBR ← M[MAR]
AC ← MBR
```

LOADI X

```
MAR ← X
MBR ← M[MAR]
MAR ← MBR
MBR ← AC
M[MAR] ← MBR
```

STOREI X

59

4.12 Extending Our Instruction Set

The **ADDI** instruction is a combination of **LOADI X** and **ADD X**:

In RTL:

```
MAR ← X
MBR ← M[MAR]
MAR ← MBR
MBR ← M[MAR]
AC ← AC + MBR
```

60

4.12 Extending Our Instruction Set

- Another helpful programming tool is the use of subroutines.
- The **jump-and-store instruction**, **JnS**, causes an unconditional branch. The details of the **JnS** instruction are given by the following RTL:

```
MBR ← PC
MAR ← X
M[MAR] ← MBR
MBR ← X
AC ← 1
AC ← AC + MBR
PC ← AC
```

Does JnS permit recursive calls?

61

4.12 Extending Our Instruction Set

- The jump indirect instruction, **JumpI**, causes an unconditional branch to the address found at the given location. The details of the **JumpI** instruction are given by the following RTL:

```
MAR ← X
MBR ← M[MAR]
PC ← MBR
```

62

4.12 Extending Our Instruction Set

- How to use **JnS** and **JumpI** for implementing subroutines.

```
...
JnS Subr    / Call Subr
...
Halt

Subr, HEX 0    / Store return address here
...           / Body of Subr
JumpI Subr    / Return
```

63

4.12 Extending Our Instruction Set

- Our last helpful instruction is the **clear** instruction.
- All it does is set the contents of the accumulator to all zeroes.
- This is the RTL for **clear**:

```
AC ← 0
```

- We put our new instructions to work in the program on the following slide.

64

4.12 Extending Our Instruction Set

100	Load Addr	10E	Skipcond 000
101	Store Next	10F	Jump Loop
102	Load Num	110	Halt
103	Subt One	111	Addr, HEX 117
104	Store Ctr	112	Next, HEX 0
105	Loop, Load Sum	113	Num, DEC 5
106	AddI Next	114	Sum, DEC 0
107	Store Sum	115	Ctr, HEX 0
108	Load Next	116	One, DEC 1
109	Add One	117	DEC 10
10A	Store Next	118	DEC 15
10B	Load Ctr	119	DEC 2
10C	Subt One	11A	DEC 25
10D	Store Ctr	11B	DEC 30

Using a loop to add five numbers (10 + 15 + 2 + 25 + 30)

65

4.12 Extending Our Instruction Set

Instruction Number (hex)	Instruction	Meaning
0	JnS X	Store the PC at address X and jump to $X + 1$.
A	Clear	Put all zeros in AC.
B	AddI X	Add indirect: Go to address X . Use the value at X as the actual address of the data operand to add to AC.
C	JumpI X	Jump indirect: Go to address X . Use the value at X as the actual address of the location to jump to.

66

End of Chapter 4

67